Toward a 2D Local Implementation of Quantum LDPC Codes

Noah Berthusen,1,∗ Dhruv Devulapalli,1 Eddie Schouler,2 Andrew M. Childs,1,3
Michael J. Gullans,1 Alexey V. Gorshkov,1,4 and Daniel Gottesman1,3

1Joint Center for Quantum Information and Computer Science, NIST/University of Maryland, College Park, Maryland 20742, USA
2Computer, Computational, and Statistical Sciences Division, Los Alamos National Laboratory,Los Alamos, NM 87545, USA
3Department of Computer Science and Institute for Advanced Computer Studies, University of Maryland, College Park, MD 20742, USA
4Joint Quantum Institute, NIST/University of Maryland, College Park, Maryland 20742, USA

Geometric locality is an important theoretical and practical factor for quantum low-density parity-check (qLDPC) codes which affects code performance and ease of physical realization. For device architectures restricted to 2D local gates, naively implementing the high-rate codes suitable for low-overhead fault-tolerant quantum computing incurs prohibitive overhead. In this work, we present an error correction protocol built on a bilayer architecture that aims to reduce operational overheads when restricted to 2D local gates by measuring some generators less frequently than others. We investigate the family of bivariate bicycle qLDPC codes and show that they are well suited for a parallel syndrome measurement scheme using fast routing with local operations and classical communication (LOCC). Through circuit-level simulations, we find that in some parameter regimes bivariate bicycle codes implemented with this protocol have logical error rates comparable to the surface code while using fewer physical qubits.

I. INTRODUCTION

The surface code, despite showing promising theoretical and experimental performance [1–6], is poorly suited to large-scale fault-tolerant quantum computation due to its large qubit overhead [4, 7, 8]. As a result, there has been much effort on the development of high-rate quantum low-density parity-check (qLDPC) codes [9]. As these codes can encode multiple logical qubits, the required resources are reduced, in some instances, to a constant [10].

One of the main drawbacks of these high-rate qLDPC codes is that many long-range connections are needed to implement their syndrome extraction circuits [11–14]. This is a pressing issue for architectures such as superconducting qubits. There, many of the current designs only allow two-qubit gates to be performed between qubits that are 2D nearest neighbors, in which case implementing these long-range entangling gates incurs significant overhead [15, 16]. Several recent proposals have attempted to alleviate this overhead by taking advantage of more complex electrical wiring of the superconducting circuits [17, 18], employing code concatenation [19, 20], or using bosonic cat qubits [21]. Implementing these long-range connections is less problematic in architectures like neutral atoms, ion traps, or semiconductor spin qubits that can implement long-range gates through qubit movement [22–27]. However, since movement adds additional complications associated with qubit decoherence, heating, and loss, it is worthwhile to consider schemes that limit the amount of movement. In the extreme case, one can consider qubits that are fixed in space and solely use local interactions to perform medium-range entangling gates. Such studies provide additional insight into the tradeoffs associated with engineering long-range connectivity through qubit motion or more complex electrical wiring.

In this paper, we present an approach to qLDPC codes that works without qubit motion or long-range couplers, inspired by the so-called stacked model [13, 28]. In this model, we assume that the high-rate qLDPC codes of interest have the property that after embedding the code into \( \mathbb{Z}^2 \), the majority of the stabilizer generators are local; that is, their qubits are contained within a ball of constant radius. We claim that most of the work required to perform the syndrome extraction circuit with 2D local gates comes from measuring the few nonlocal generators, so measuring these generators less frequently has the potential to significantly reduce the time overhead, ideally at only a minor cost to the error correction performance of the code. It was shown in Ref. [28] that, for quantum expander codes [29], neglecting to measure a large percentage of generators could be reasonably tolerated; however, it is unclear whether such codes lend themselves well to physical implementations.

We propose and benchmark a realistic bilayer architecture suited for near- to mid-term superconducting devices and other platforms with restricted qubit movement. We find that the recently introduced bivariate bicycle (BB) qLDPC codes [18] coming from the larger family of generalized bicycle qLDPC codes [30] are well suited for both the stacked model and the bilayer architecture. These codes have natural embeddings into \( \mathbb{Z}^2 \) where the generators have a repeated structure, and in some instances, a majority of the generators are geometrically small. The first property makes them amenable to a parallel syn-
drome measurement scheme using routing with fast local operations and classical communication (LOCC), and the second property makes them good candidates for reducing overhead using the stacked model. More generally, we develop bounds on how quickly syndrome extraction can be performed in this manner and provide an algorithm to do so. Overall, we find that over multiple rounds of decoding, BB codes implemented in this architecture have error correction performance comparable to the standard (rotated) surface code, albeit only when the parameters in the error model lie in certain regimes.

The paper is structured as follows. In Section II, we give the necessary background on quantum error correction and introduce the architecture and routing assumptions we consider throughout the work. We also review the stacked model and motivate the use of masking. In Section III, we develop lower bounds on the routing time for our specific routing model and provide a greedy algorithm to use in implementations. Section IV develops an error correction protocol built on a bilayer architecture and culminates with circuit-level simulations comparing the performance with the rotated surface code. We conclude in Section V with a discussion.

II. BACKGROUND

A. Quantum error correction

Quantum error correcting codes [31] are believed to be necessary in order to run high-fidelity computations on noisy quantum computers. Without them, errors would accumulate throughout the course of a circuit and render the output unreliable. At a high level, quantum error correcting codes allow us to redundantly encode quantum information in a subspace of the full 2^n-dimensional Hilbert space and occasionally check to see if errors have caused the information to leave this logical subspace.

Stabilizer codes [32, 33] are a class of quantum error correcting codes defined by their stabilizer, an abelian subgroup of the Pauli group on n qubits that leaves the codespace invariant. Equivalently, the codespace of a stabilizer code is the joint +1-eigenspace of the generators of the stabilizer \( S = \langle S_1, S_2, \ldots, S_r \rangle \). For a quantum \([n, k, d]\) code with \( n \) physical qubits, \( k \) logical qubits, and distance \( d \), the number of linearly independent generators is \( r = n - k \). A stabilizer code is considered to be a quantum low-density parity-check (qLDPC) code if each qubit is in the support of at most \( c \) stabilizer generators and each generator has weight at most \( c \), where \( c \) is a constant independent of \( n \). A stabilizer code is said to be a CSS code [34, 35] if each generator is a tensor product of \( X \) and \( I \) or a tensor product of \( Z \) and \( I \). Although the surface code is LDPC, the encoding rate \( k/n \) vanishes in the limit as \( n \to \infty \), contributing to its high overhead. Alternative qLDPC codes have asymptotically constant encoding rates while maintaining or improving the \( \Theta(\sqrt{n}) \) distance scaling of the surface code [36–42].

From a stabilizer description of a quantum error correcting code, one can define its Tanner graph \( T(S) = (V_q \sqcup V_s, E) \). There is a vertex \( q \in V_q \) for each data qubit and a vertex \( s \in V_s \) for each stabilizer generator. Two vertices \( q \in V_q, s \in V_s \) share an edge \((q, s) \in E\) if the generator \( s \) acts non-trivially on qubit \( q \). The Tanner graph of a qLDPC code has degree at most a constant \( c \).

To determine whether the encoded quantum information has left the logical subspace, the eigenvalues of the stabilizer generators are measured. There are several ways to do this. The circuits depicted in Fig. 1 provide one of the most straightforward approaches, which we use throughout the paper. As the \( n \) data qubits are assumed to be in a codestate, we expect a \( +1 \) result when the ancillary check qubit is measured. A \(-1\) result indicates an error that anticommutes with that specific generator. These measurement results constitute a classical syndrome which is then used as input to a decoding algorithm to correct the errors.

B. Architecture

In this work, we consider an architecture where qubits are located on the vertices of an \( M \times M \) grid, where \( M = \Theta(\sqrt{n}) \). As is natural for current superconducting quantum computing platforms, we assume that two-qubit gates can only be performed between neighboring qubits on the grid. Any two-qubit gate which interacts qubits that are not neighboring is considered a long-range gate. Circuits that do not have access to long-range gates are called 2D local circuits, and architectures that are restricted to these circuits are called 2D local architectures. This definition generalizes to architectures based on graphs other than the grid: given a graph \( G = (V, E) \) with data qubits located on the vertices, the only allowed two-qubit gates are those between qubits \( u, v \in V \) that share an edge \((u, v) \in E \). Similar restrictions arise if we disallow the slow movement of atoms in neutral-atom devices, in which case the only available two-qubit gates are those performed through Rydberg-Rydberg interactions. This leads to an architecture that can perform entangling gates on qubits that are some distance \( R \) away, where \( R \) depends on the capabilities of the device. We do not investigate this ability in this work, but we discuss it in Section V.
Implementing general quantum circuits on real architectures requires compilation into a form that respects the connectivity constraints of the device. For the 2D local architecture we consider here, performing two-qubit operations on qubits that are not adjacent requires permuting them to be so. Doing this with swap gates requires a circuit depth proportional to the distance between the qubits. To implement stabilizer generator measurements like those shown in Fig. 1, this means that each data qubit must be moved to a position where it can interact with the check qubit, so one must wait for these permutations to complete before the eigenvalue can be measured. This somewhat defeats the purpose of using qLDPC codes, since a single syndrome can no longer be extracted with a constant-depth circuit. As such, it is infeasible to perform long-range stabilizer generator measurements in this way, and we instead focus on an alternative method.

**C. Teleportation routing**

Routing is the task of permuting packets of information, or tokens, on the vertices of a graph, using only interactions on edges of the graph. In quantum routing, the tokens are qubits, and the graph is specified by the architecture’s connectivity constraints. Classical approaches to routing are typically built from swap gates [43–45], which can also be applied naturally to routing quantum data [46, 47]. However, more general quantum operations can enable faster routing. In particular, measurement and classical feedback enable the use of entanglement swapping to distribute entanglement and perform quantum teleportation, which can achieve speed-ups over swap-based routing for many permutations and underlying graphs [48–50], with applications including error correction [51].

We assume the LOCC routing model described by Devulapalli et al. [48], where arbitrary single-qubit and disjoint two-qubit quantum gates can be implemented in a single time step, and we have access to fast single-qubit, mid-circuit measurements, and fast classical control of single-qubit gates. Additionally, there are a constant number of ancillary qubits for each data and check qubit, connected as attached ancillas [52, 53] or through stacked vertical layers (see Section IV B). In LOCC routing, we can perform protocols such as entanglement swapping [54] and teleportation in constant depth. A specialization of LOCC routing that focuses on qubit and gate teleportation [55] is teleportation routing. During a single round of teleportation, we perform parallel entanglement swapping along multiple teleportation paths. Each vertex can be involved in at most a constant number of paths, as we allow a constant number of ancillary qubits per vertex. In this work, we assume only one ancilla per data qubit and use the stacked vertical layers model. This model allows direct implementation of gates between ancillas and their corresponding data qubits, as well as between ancillas whose data qubits are also directly connected (see Fig. 2(b)).
To perform long-range two-qubit gates, it is not necessary to actually teleport the participating qubits to adjacent locations; instead, it suffices to use the teleportation paths to implement a long-range gate with gate teleportation. The circuit shown in Fig. 2(a) allows us to implement arbitrarily long CNOT gates in constant quantum depth, avoiding depth overhead of swap routing and any need to reverse the operation. At the cost of utilizing ancillary qubits, this lets us extract the syndrome of a single nonlocal generator using only a constant-depth circuit.

D. Stacked model

The stacked model has recently been introduced as a potential avenue to reduce overhead when implementing qLDPC codes in architectures restricted to 2D local gates [13, 28]. In the stacked model, the stabilizer generators of a quantum error correcting code are partitioned into several layers depending on the size of the ball containing the qubits in its support. The lowest layer of the stack contains generators that are local, and the higher layers contain nonlocal generators whose interaction radius is some function of the system size. For certain codes, most of the generators are located at the bottom of the stack, i.e., mostly local, whereas only a small fraction are large. When restricted to 2D local gates, the set of nonlocal generators takes much longer to route and measure than the local generators. Measuring the nonlocal generators less frequently than the local ones could significantly shorten the syndrome extraction time, at the cost of potentially reduced error correction capabilities. Note that the layers in the stack do not correspond to physical layers on hardware; instead, they are a conceptual tool for partitioning the generators into sets based on their geometric size.

The concept of masking [28, 56] formalizes using an incomplete set of generators to perform error correction. Measuring a subset of stabilizer generators corresponds to choosing a subgroup of the stabilizer $T \subseteq S$, and the stabilizer generators that are not measured, $S \setminus T$, are considered to be masked. Error correction performance may be degraded since the resulting syndrome may have less information about the error than would be available by measuring the full set of generators. During a circuit with $t = 1, \ldots, r$ error correction rounds, we specify a subgroup $T_i \subseteq S$ for each round; equivalently, we specify the generators of $S \setminus T_i$ that are masked. For generators that are previously masked, unmasking them adds them into the current subgroup, and their eigenvalues are able to be measured. A single generator may be masked and subsequently unmasked many times over the course of a circuit.

An important consideration for this model is the specific assignment of physical qubits in the architecture to data and check qubits in the code, which can be considered a type of qubit placement [57] or qubit allocation [58]. This assignment can be thought of as an embedding of the Tanner graph of the code in the architecture, where an embedding for a graph $G = (V, E)$ is a map $\eta : V \rightarrow \mathbb{Z}^D$. As an example, the Tanner graph for the surface code has a natural embedding into $\mathbb{Z}^2$ that allows for all of its generators to act on qubits within a constant radius; however, one could instead assign data and check qubits to physical qubits randomly, yielding generators that still have weight four, but are no longer local. The difficulty of implementing syndrome extraction circuits is closely related to the chosen embedding.

In Section IV A, we discuss the embedding problem for a specific class of codes.

To study the impact of nonlocality on the cost of performing syndrome measurement, we must quantify the notion of generator size and size frequency. We parameterize the size of a given generator as $M^\gamma$, where $0 \leq \gamma \leq 1$ and $M$ is the linear size of the grid. For local generators, $M^\gamma = O(1)$ implies a constant interaction radius, while the largest generators can have interaction radii $\sqrt{2} M \in \Theta(M)$ (i.e., $\gamma = 1$). For stabilizer codes, the number of independent stabilizer generators $r$ is related to the number of physical and logical qubits in the code like $n - r = k$. Thus there are $O(n) = O(M^{2\gamma})$ independent generators, which can be parameterized like $M^{2\gamma}$, with $0 \leq \beta \leq 1$. We can describe the set of generators as a whole by defining a function $f(\gamma)$ to characterize the distribution of generators having size $M^\gamma$. The only constraint on $f(\gamma)$ is that it is a valid probability distribution over the domain of $\gamma$, $\int_0^1 f(\gamma)d\gamma = 1$. In practice, $f(\gamma)$ will depend on the architecture, embedding, and parameters of the code family of interest [13, 14].

A rough estimate of the amount of work required to perform the syndrome extraction circuits for a given set of generators is simply to count the two-qubit gates, which in many cases is the leading contributor to the error budget. In our routing model, this value is proportional to the total length of the teleportation paths when implementing long-range CNOT gates, which can be approximated as

$$\text{total path length} \approx M^2 \int_0^1 f(\gamma) M^\gamma d\gamma. \quad (2.1)$$

Here, the $M^2$ factor comes from the fact that there are $O(M^2)$ generators to measure in total, and a single generator of size $\gamma$ requires a path length of $M^\gamma$. If we choose to only measure generators below a certain size $\gamma'$, this corresponds to simply evaluating the integral up to $\gamma'$. We might also want to consider measuring the smallest $x\%$ of generators, in which case one can solve $x = 100 \int_0^{\gamma'} f(\gamma)d\gamma$ to find the appropriate value of $\gamma'$ and then proceed in the same way.

III. ROUTING BOUNDS

Previous work by Delfosse et al. [15] developed lower bounds on the depth of Clifford circuits required to mea-
Claim 1. Let $C$ be a circuit measuring $M^{2\beta}$ commuting Pauli operators $S_1, \ldots, S_r$ whose radii are greater than $M^\gamma$. Then for teleportation routing,

$$\text{depth}(C) = \Omega(M^{2\beta+\gamma-2}). \quad (3.1)$$

Proof. In our routing model, the maximum total length of the teleportation paths in a single time step is $\Theta(M^2)$ since only a constant number of ancillary qubits are allowed, and there are $\Theta(M^2)$ edges in the grid graph. The cost of measuring an operator of size $\Omega(M^\gamma)$ is dominated by implementing the long-range CNOT gate between its two furthest qubits. Although this can be done in constant depth using a dynamic circuit (Fig. 2(a)), it requires a teleportation path of length $\Omega(M^\gamma)$. Consequently, routing and measuring this one operator uses $\Omega(M^\gamma)$ edges of the $\Theta(M^2)$ available edges. Measuring all $M^{2\beta}$ operators thus requires $\Omega(M^{2\beta+\gamma})$ edges. In the best case, we utilize all available edges in each circuit layer, giving a circuit depth of $\Omega(M^{2\beta+\gamma-2})$. \qed

In practice, it will often be the case that the edges are not optimally used, as illustrated in Fig. 3. We can extend this idea to the general case of an arbitrary distribution of generator sizes.

Claim 2. Let $C$ be a circuit measuring $M^{2\beta}$ commuting Pauli operators whose radii follow a probability distribution $f(\gamma)$. Then for teleportation routing,

$$\text{depth}(C) = \Omega(M^{2\beta-2} \int_0^1 f(\gamma) M^\gamma d\gamma). \quad (3.2)$$

Proof. Just as in Claim 1, we can lower bound the circuit depth by summing the lengths of the teleportation paths required to measure the set of operators. We now have operators of different sizes, where the fraction of operators of a certain size is determined by the probability distribution $f(\gamma)$.

Thus, for a given $\gamma$, there are a number of operators proportional to $f(\gamma)M^{2\beta}$ that each require $M^\gamma$ edges to measure. Since $0 \leq \gamma \leq 1$, the total teleportation path length needed to route and measure every operator is

$$M^{2\beta} \int_0^1 f(\gamma) M^\gamma d\gamma. \quad (3.3)$$

Since we again have $\Theta(M^2)$ edges in the grid available in each layer of the circuit, the total circuit depth is lower-bounded as in Eq. (3.2), as desired. \qed

A. Greedy routing

Swap routing is a straightforward approach to compiling circuits for quantum hardware with interaction constraints. Practically, this can be done using an algorithm that tries to perform the circuit using as few swap gates as possible [46, 59–61]. As mid-circuit measurement and long-range entanglement generation become more reliable [62], teleportation routing may become a more viable option to move qubits and perform long-range gates. Here, we present a simple, greedy algorithm to route an arbitrary set of operators under the routing and architecture assumptions of Sections II C and II B, respectively.

An operator consisting of a tensor product of single-qubit Paulis, such as a stabilizer generator, can only be measured once each qubit in its support has been routed. That is, a teleportation path is prepared and a long-range entangling gate is applied between the qubit and a readout ancilla qubit. Once all required gates have been applied, the operator is said to have completed routing, and the readout qubit can be measured to obtain the eigenvalue of the operator. The algorithm is described below in Algorithm 1.

---

Algorithm 1 Greedy routing

1: while there are still operators to measure do
2: Sort the operators in decreasing order according to how many of their qubits have completed routing,
3: for incomplete operator $o_i = 1, 2, \ldots$ do
4: for qubits $j = 1, 2, \ldots$ of operator $o_i$ do
5: Use breadth-first search to find a teleportation path for qubit $j$ to the corresponding readout ancilla qubit.
6: If no path exists, continue.
7: end for
8: end for
9: Perform long-range entangling gates on qubits that found a teleportation path.
10: Measure the readout qubit of operators that have completed routing.
11: end while

The circuit operations of a single iteration can be executed in parallel, so each iteration performs only a constant-depth circuit. Therefore, the total circuit depth of the routing procedure is proportional to the number of iterations. Instead of minimizing gate count, the intent of this algorithm is to minimize the circuit depth—and saturate the bound of Claim 2—by maximizing the usage of teleportation paths. This is only possible if the partial measurements between iterations commute, such as when measuring the generators of a single type in a CSS code, in the standard surface code syndrome extraction circuit [63], or in the depth-7 BB code measurement circuit [18]. The syndrome extraction circuits we use route every $Z$-type check and then route every $X$-type check.

To benchmark the performance of the algorithm, we draw random examples of BB codes (see Section IV A) and route the $X$-type generators while restricted to a sin-
gle layer of ancillary qubits. For comparison, we compute the optimal routing depth according to Claim 2. Figure 3 shows the results of these simulations, providing evidence that the greedy routing algorithm nearly saturates Eq. (3.2). A constant multiple of the theory bound matches closely with the routing time of small code instances, although we begin to see the algorithm routing time deviating as we increase the block length. For code sizes of practical interest, this algorithm may be a viable option to optimize teleportation routing. Certain codes, such as the BB codes we discuss in the next section, have additional structure that allows us to manually find routing schedules that outperform those found by the greedy algorithm.

IV. BILAYER ARCHITECTURE

A. Bivariate bicycle codes

In this work, we investigate the recently introduced bivariate bicycle qLDPC codes [18], which come from the wider family of generalized bicycle codes [30]. Let $I_\ell$ be the $\ell \times \ell$ identity matrix and let $S_\ell$ be the $\ell \times \ell$ cyclic permutation matrix, which is obtained by shifting the columns of $I_\ell$ one position to the right. Also let

$$x = S_\ell \otimes I_m \quad \text{and} \quad y = I_\ell \otimes S_m$$

(4.1)

for integers $\ell, m$. We then define two matrices

$$A = A_1 + A_2 + A_3 \quad \text{and} \quad B = B_1 + B_2 + B_3$$

(4.2)

where $A_i, B_i$ are powers of $x$ or $y$. Here we perform all arithmetic over $\mathbb{Z}_2$. Using $A$ and $B$, we can construct the CSS-type BB code $QC(A, B)$ with $X$- and $Z$-parity checks that, respectively, take the form

$$H_X = [A|B] \quad \text{and} \quad H_Z = [B^T|A^T].$$

(4.3)

To define a valid stabilizer code, we require that all $X$-type checks commute with all $Z$-type checks, which translates to the condition $H_X \cdot H_Z^T = AB + BA = 0$. Since $[x, y] = 0$, this condition is satisfied.

For certain choices of $A_i$ and $B_i$, the resulting BB code has an embedding into $\mathbb{Z}^2$ that yields checks which act on four nearest-neighbor qubits and two distant qubits (see Appendix A). Another useful property of generalized bicycle codes is the repeated parity check structure: given one check, other checks of the same type can be obtained with vertical and horizontal shifts on the grid, up to periodic boundary conditions. Opposite-type checks are obtained by mirroring and again performing horizontal and vertical shifts. Fig. 2(c) shows an example of an embedding for a $[[42, 12, 6]]$ code constructed with $\ell = 7, m = 3$ and by matrices $A = 1 + y^2 + y, B = 1 + x^5 + x$. The check structure for the weight-6 $X$- and $Z$-type generators is indicated by the gray outline.

These natural embeddings make it straightforward to search for codes where the check structure is geometrically small. While the checks are not entirely local due to the two nonlocal qubits in their support, appropriately choosing $\ell$ and $m$ can make the periodic boundary conditions induce generators that are comparatively much larger. This can be done by letting $\ell \gg m$ (or $m \gg \ell$). In the resulting generator distribution, the majority of the checks are geometrically small. In the context of the stacked model, the generators that are induced by the boundary conditions are those that are measured less frequently.

Table I lists BB codes found by computer search which, through simulations similar to those of Ref. [28], display good masked error correction performance. To our knowledge, the codes presented here are new, with the exception of the $[[144, 12, 12]]$ code, which was reported in Ref. [18]. When searching, another consideration was the percentage of generators induced by the long boundary. This percentage is listed in Table I as $p_{\text{mask}}$.

B. Syndrome extraction circuits

As detailed in Section II B, the main difficulty in implementing nonlocal qLDPC codes on 2D local architectures is the need to perform nonlocal two-qubit operations. To address this issue, we propose a physical implementation based on the teleportation routing model described in Section II C. The architecture, as depicted in Fig. 2(b), consists of two layers of qubits. The bottom layer contains the data qubits and ancillary qubits to perform syndrome measurements (check qubits), laid out using an embedding that maximizes decoding performance while minimizing the number of long-range generators. The top layer contains ancilla qubits to aid in the implementation of long-range CNOT gates. In each layer, the only allowed two-qubit operations are between neighboring qubits, and operations between layers are only allowed between qubits that are vertically adjacent,
TABLE I. Examples of BB qLDPC codes found through a computer search. Code distances were computed using the QDistRnd GAP package [64]. The Embedding column reports the specific embedding into $Z^2$ used for that code (see Appendix A). The $p_{\text{mask}}$ column denotes the percentage of generators that are “large”, i.e., induced by the long boundary and masked during a portion of the error correction rounds.

![Diagram](https://via.placeholder.com/150)

FIG. 4. Implementing multiple long-range Bell pairs in parallel for a BB code. The ‘source’ red highlighted Bell pairs are purified using the Bennett protocol [71]. (a) CNOT gates are performed between each end of the source and the pink ‘donor’ Bell pairs. (b) Each end of the donor Bell pair is measured and the results compared classically. If the measurements agree, the source Bell pair is kept and used; otherwise it is discarded.
The highlighted regions represent the detecting region \([73]\) of a syndrome extraction circuit. Decoding is considered a success if the guessed errors have the same effect on the logical observables as the actual error.

In reality, errors may occur at any operation in the syndrome extraction circuit, including qubit initialization, single- and two-qubit gates, measurements, and idle locations. To model this, we instead consider the standard circuit-based depolarizing noise model \([3]\), where for each operation in the circuit, an error is introduced with some probability \(p\). For example, an error arising from a CNOT gate is the gate followed by one of the possible 15 non-identity two-qubit Pauli products on the control and target qubits. Although it is possible to decode circuit-level noise using the same method as for phenomenological noise, it has been shown to be advantageous to instead use a space-time circuit-level decoder \([23]\). Here, the goal is to guess the error at specific locations in the syndrome extraction circuit. Decoding is considered a success if the guessed errors have the same effect on the logical observables as the actual error.

The input to the space-time decoder is not the syndrome of the error, but rather the parities of the syndrome measurements between error correction rounds. In the absence of errors, the syndrome between rounds should be constant, i.e. have parity of zero. A parity of one indicates that an error occurred at some point in the previous error correction round. Following the notation of Stim \([73, 74]\), we define the \(i\)th detector at time \(t\) to be the parity of the syndrome of the current and previous rounds \(D^{(t)}_i = \sigma^{(t)}_i \oplus \sigma^{(t-1)}_i\). However, in the stacked model, we have the possibility of neglecting to measure certain generators for some number of rounds, \(t_m\). As such, detectors for these generators must compare the parities of the corresponding syndromes \(t_m\) rounds apart, \(D^{(t)}_i = \sigma^{(t)}_i \oplus \sigma^{(t-t_m)}_i\). Each detector allows us to determine whether errors have occurred in a specific detecting region \([73]\) of the circuit. Figure 5(a) shows a simple example of a classical repetition code circuit with its associated detectors and highlighted detecting regions.

To correct for errors in the circuit-level model, we relate the detectors with errors in the circuit by constructing a bipartite graph. Let the detectors over \(T\) rounds be the check nodes, and let every possible single- and two-qubit error over the circuit make up the bit nodes. A detector and error are connected by an edge if the error causes the detector to activate. As a practical note, many errors have the same action on the detectors and logical observables, so they can be consolidated into a single node. Since each error in this set has the same action on the final logical observables, one can choose an arbitrary representative when checking for decoding success. Similarly, some errors will have no effect on the detectors or logical observables, and as such are not included as a node in the bipartite graph. This bipartite graph can be considered the Tanner graph of a classical code and can be decoded by any appropriate decoder to deduce the errors that have occurred. Figure 5(b) shows the bipartite decoding graph corresponding to the circuit of panel (a). The classes of equivalent errors from each detecting region constitute the bit nodes of the graph.
and are connected by edges to the appropriate detectors. For a more detailed discussion of the circuit-level noise decoding process, see Ref. [18].

D. Circuit-level simulations

We now present the results of circuit-level error correction simulations using the class of BB quantum LDPC codes and the architecture defined in Section II B. Previous simulations of BB codes showed that they greatly outperformed surface codes in terms of overhead under specific architecture assumptions [18, 24]. Here, we show that BB codes implemented with 2D local gates in the proposed bilayer architecture have comparable performance to surface codes which encode the same number of logical qubits and have roughly the same number of physical qubits.

For the following simulations, we use Stim [74] to construct the circuits and build the space-time bipartite graph used for decoding. As such, we consider a circuit-level noise model in which errors occur independently on different circuit operations. For a physical error rate $p$—in this work we consider $p = 0.1\%$—single-qubit gates have probability $p/10$ of experiencing the single-qubit depolarizing channel; two-qubit gates have probability $p$ of experiencing the two-qubit depolarizing channel; measurement results have probability $p$ of being flipped; qubit reset operations have probability $p/10$ of preparing the $|1\rangle$ state instead of the $|0\rangle$ state; and idle qubits experience a depolarizing channel with probability $p/50$. This last condition on the idle qubit error rate is perhaps somewhat optimistic. We comment on this assumption in Section V.

For ease of implementation, we first separately perform circuit-level simulations of the entanglement purification protocol. The simulation consists of implementing two noisy long-range Bell pairs using a circuit similar to that depicted in Fig. 2(a) and then performing Bennett et al.’s entanglement purification protocol on the two pairs. In this simplest version of the protocol, failures are not reattempted, and only a single donor Bell pair is used. Simulating the protocol many times allows us to estimate the probability that the purification protocol succeeds and, if so, the fidelity of the purified Bell pair. Fig. 6(a) displays the results of these simulations for long-range Bell pairs of different lengths under the circuit-level error model described above. During syndrome extraction, if the entanglement purification protocol for any of the long-range CNOT gates fails, we mask the corresponding generator instead of reattempting the purifications. We can then estimate the probability that the syndrome of a generator is available, that is, all of the required purifications succeed. If the purifications do succeed, then we can also estimate the error rate of the resulting long-range CNOT gate from the fidelity of the Bell pair. In the full circuit, we then implement a direct CNOT with this error rate to represent the entire procedure. Fig. 6(b) illustrates what this means practically: assuming the long-range generators are unmasked every five rounds, the first four rounds have these long-range generators masked (hatched fill). Additionally, due to failures of the entanglement purification protocol, some short-range generators are also masked, even though we had planned for them to always be available. In the fifth round, the long-range generators are unmasked and attempted to be measured, but only if purifications succeed can we actually obtain their syndromes. Note that with this simple purification scheme, the long-range generators are less likely to succeed, since the necessary Bell pairs are between more distant qubits and more prone to failure.

For the full error correction protocol, we begin each circuit with a single noiseless round to initialize the logical subspace. We then perform $t$ noisy error correction rounds using the syndrome extraction circuits defined in Section IV B. As the short-range generators are easier to measure, we attempt to measure them every round, whereas the costly, long-range generators are unmasked and attempted every five rounds. As described above, we additionally mask both the short- and long-range generators with probability equal to that of at least one of required purifications failing. In the cases where all purifications succeed, we apply the two-qubit depolarizing channel after each CNOT gate with an error rate equal to that of a long-range CNOT gate performed using a Bell pair of the appropriate distance. Idling error rates are estimated using the number of steps needed to route

![FIG. 6. (a) Results of circuit-level simulations of the entanglement purification protocol of Ref. [71] for Bell pairs of increasing length. Two long-range Bell pairs are created using a noisy circuit similar to that of Fig. 2(a) and then purified with the noisy circuit depicted in Fig. 4. The success probability of the purification and the resulting Bell purity if successful is shown for 100 000 samples. (b) Example depiction of generator masking (indicated by a hatched fill) over several error correction rounds being affected by the entanglement purification protocol failing. In this example, the long-range generators are unmasked after five rounds.](image)
and purify the source and donor Bell pairs for a given set of generators (see Fig. 10). As each step consists of Bell pair generation, purification, and implementation of the long-range CNOT gate, the actual circuit depth is 10× greater. To represent idling errors, a depolarizing channel is applied at the beginning of each error correction round to every qubit with probability equal to the total circuit depth times the idle error rate. Additionally, a depolarizing channel is applied to every qubit with probability $p = 0.1\%$ at the beginning of each round. Before measuring the logical observables, we noiselessly extract the full syndrome one last time. The corresponding space-time bipartite graph is then generated, and the errors are sampled and decoded. In this work, we use a decoder based on belief propagation and ordered-statistics decoding (BP-OSD) [75–77], which consists of the min-sum BP decoder followed by an order-10 combination-sweep OSD postprocessing step.

Fig. 7(a)–(b) shows the results of these simulations for several codes listed in Table I. As a comparison, we perform the same simulations with the rotated surface code which has parameters $[[d^2, 1, d]]$. To decode, we follow the same process as described in Section IV C but instead use the minimum-weight perfect matching decoder [78]. As the BB codes encode multiple logical qubits in a single block, multiple copies of the surface code must be used to achieve the same number of logical qubits. If $p_{SC,1}$ is the logical error rate of simulating a single rotated surface code for $t$ error correction rounds, then $k$ copies of the surface code have a logical error rate

$$p_{SC,k} = 1 - (1 - p_{SC,1})^k. \quad (4.4)$$

In addition to the logical error rate, another important performance metric is the number of qubits used to achieve it. For the BB codes and the bilayer architecture, this includes the ancillary check qubits as well as the entire routing layer, which for an $[[n, k, d]]$ code uses $4n$ qubits in total. The rotated surface code uses $d^2 - 1$ additional check qubits, which brings the total number of qubits to $2d^2 - 1$ for each copy. The total number of qubits used is listed together with the code parameters in Fig. 7. The error bars on the data points are calculated using the standard error when sampling from a binomial distribution $\sqrt{p_{log}(1 - p_{log})}/N$, where $N$ is the number of collected samples. Additionally, we plot a fit of

$$p_{log} = 1 - (1 - \epsilon_L)^t \quad (4.5)$$

for both the surface and BB codes, from which we can extract the logical error rate per round, $\epsilon_L$.

The smallest BB codes encoding $k = 8$ logical qubits are outperformed by surface codes that use fewer physical qubits. However, increasing the block length yields BB codes that approach the performance of similarly sized surface codes. In panel Fig. 7(b), we increase the number of logical qubits to $k = 12$ and see advantages to using the proposed architecture in terms of the number of physical qubits used. Compared to twelve patches of a $[[36, 1, 6]]$ rotated surface code using a total of 852 physical qubits and a logical error rate per round of $\epsilon_L = 1.43 \times 10^{-4}$,
FIG. 8. Percentage change in circuit depth, compared to a circuit that always measures every generator, as a function of number of rounds elapsed between long-range generator measurements. Horizontal solid red lines indicate the potential maximum reduction in circuit depth for the two BB code instances. The gray vertical line highlights the depth savings achieved by measuring the long-range generators every five error correction rounds, as done in Fig. 7(a)–(b) and Fig. 9.

we find a [[144, 12, 12]] BB code using 576 qubits that matches the performance, with $\epsilon_L = 1.56 \times 10^{-4}$. Additionally, we find a [[196, 12, 8]] code using 784 qubits that outperforms it with $\epsilon_L = 7.89 \times 10^{-5}$. At this scale, the improvements are not so drastic, but we expect to see greater overhead benefits as the block length and number of logical qubits increase.

In Fig. 7(c), we vary the interval at which the long-range generators are measured. For the [[90, 8, 6]] code, the 35 short-range generators of a single type can be routed, purified, and measured in 9 steps; whereas it takes 5 steps to route, purify, and measure the remaining 10 long-range generators of the same type. This means that measuring the long-range generators every error correction round requires a circuit depth that is 28.5% longer than if the long-range generators were measured every five rounds, at a negligible increase in the logical error rate per round from $\epsilon_L = 8.41 \times 10^{-4}$ to $8.92 \times 10^{-4}$. Increasing the size of the code to [[196, 12, 8]], we again see negligible differences in logical error per round performance between the two measurement schedules, from $\epsilon_L = 7.41 \times 10^{-5}$ to $7.89 \times 10^{-5}$, with the additional benefit of a 32.0% decrease in the depth of the syndrome extraction circuit when measured every five rounds. As the block length increases, so does the discrepancy between the measurement times of the short- and long-range generators, increasing the circuit depth savings. Additionally, this discrepancy would disproportionately introduce more errors during the long-range measurement rounds, potentially making it more performant to measure these large generators even less frequently.

However, achieving more significant reductions in circuit depth requires measuring the long-range generators much less frequently, as shown in Fig. 8. We display the potential circuit depth savings for two BB code instances as a function of how many error correction rounds elapse between measurements of the long-range generators. The horizontal red lines indicate the maximum potential savings, corresponding to a schedule where the long-range generators are only measured once at the end of the circuit. For example, the [[144, 12, 12]] BB code requires 16 (15) steps to measure the short- (long)-range generators of a single type, which gives a maximum depth savings of 48.4%. When measuring every five rounds, as in Fig. 7(a)–(b) and Fig. 9, we see a circuit depth savings of 38.7%, indicated by the vertical gray line. Measuring the long-range generators very infrequently will significantly degrade the error correction performance and may not be worth the reduced circuit depth. Instead, it may be more advantageous to measure the long-range generators relatively frequently, e.g., every 2–5 rounds; in that regime we still see considerable circuit depth savings (50% to 80% of the theoretical maximum), but the impact on the logical error rate is negligible.

Even with the reduced idle error rate that we consider here, idle errors are a significant error source, especially on rounds where the long-range generators are measured. Further decreasing this error rate would substantially reduce the effect of these errors. In Fig. 9, we perform the same simulations as described above, but do not apply idling errors. With idle errors, the $k = 8$ BB codes were outperformed by surface codes, whereas without idle er-
rors, we find that all instances achieve comparable logical error rates with fewer physical qubits. Indeed, the $[[150, 8, 8]]$ code using 600 physical qubits sees an $8.8 \times$ improvement in the logical error rate per round, from $\epsilon_L = 5.31 \times 10^{-5}$ to $5.98 \times 10^{-6}$, and now outperforms eight patches of a $[[64, 1, 8]]$ rotated surface code using 1016 physical qubits with $\epsilon_L = 7.51 \times 10^{-6}$. Achieving negligible idle error rates may not be feasible, but it illustrates the regime where our protocol performs best.

V. DISCUSSION

In this paper, we have presented a bilayer architecture for implementing nonlocal qLDPC codes on quantum devices which are restricted to 2D local gates. We have shown that bivariate bicycle codes are well suited for such an architecture and described a parallelizable syndrome measurement scheme which makes use of the geometric parity check structure of the codes. Through circuit-level simulations of a multi-round decoding protocol, we found that BB codes attain comparable logical error rates to that of the rotated surface code while using fewer physical qubits. Furthermore, by applying the stacked model and masking, we achieved a significant decrease in syndrome extraction time with negligible impact on the error correction performance.

However, there are a number of challenges that must be considered in a physical implementation of this protocol. Perhaps the most notable issue is the depth of the circuit required to perform even a single syndrome extraction. Implementing a single long-range CNOT gate requires constructing the long-range Bell pair, purifying it, and using it to implement a CNOT between a data qubit and check qubit. Although several CNOT gates can be implemented in parallel, doing this for the entire set of generators requires 10s of routing steps, translating to a physical circuit with depth in the 100s. One consequence of the depth of the circuit is that our protocol only performs well in the regime of low idle error rate. Furthermore, per Claim 2, as the block length increases so too does the required routing time and, consequently, the physical circuit depth. This is in stark contrast to the implementation in Ref. [18], where the entire set of generators can be measured with a circuit of depth seven, albeit with the use of long-range connections. These long-range connections are a significant engineering challenge, and it is unclear whether implementing high-fidelity gates in this way is feasible.

We do find BB codes where the same parity check structure is shared between codes of increasing block length, so the time to route the generators is a constant as the code size increases. However, this also means that the percentage of long-range generators and, by extension, the amount of nonlocality in the code, decreases. References [13, 14] showed that it is impossible to beat the asymptotic scaling of the surface code parameters without increasing the amount of nonlocality. Thus to have families of codes with a favorable scaling of $k$ and $d$, the syndrome extraction time in this model must also be increasing.

Another challenge is that the simple purification protocol presented here does not scale well, as increasing the block length would lead to low-fidelity Bell pairs and a high purification failure rate. Although there are many entanglement purification protocols that improve the resulting Bell fidelity [79–82], using them would further increase the depth of the syndrome extraction circuits or require additional ancillary qubits. The one potential saving factor is that the vast majority of the work is done by the upper routing layer to construct and purify the Bell pairs, and the two layers interact in fewer than 1/10 of the circuit steps. If it were possible to sufficiently isolate the data layer, akin to what is done in ion traps or reconfigurable atom arrays, it might be possible to achieve the low idling error rates that would greatly improve the performance of the protocol.

If the aforementioned issues can be solved, then scaling up should increase the advantage of qLDPC codes over the surface code. One potential solution is to improve the circuit depth of the protocol. An architectural feature that could accomplish this is the ability to perform two-qubit gates on qubits that are some distance $R$ apart [19]. This is a natural operation on neutral-atom devices, where Rydberg-Rydberg interactions, especially dipolar ones [83], can be quite long-range. Such a feature could also be feasible in superconducting devices through the use of medium-range couplers or photonic interconnects [84]. When $R$ is a constant, the asymptotic behavior will remain unchanged; however, practically this would mean that the short-range generators would be much easier to implement. With an appropriate choice of $R$, it would then be possible to use the depth-7 circuit of Ref. [18] to measure the short-range generators, in which case the only difficulty would be to measure the long-range generators in the proposed manner. An alternative approach would be to add additional ancilla layers to the architecture. Although this would further increase the qubit overhead, it would allow for more parallelization during the syndrome measurement, decreasing the total circuit depth.

ACKNOWLEDGEMENTS

We thank Patrick Rall for answering questions about Ref. [18]. A.M.C., A.V.G., M.J.G, and D.G. were supported in part by the National Science Foundation (QLCI grant OMA-2120575). A.M.C. and A.V.G. were supported in part by the DoE ASCR Accelerated Research in Quantum Computing program (award No. DE-SC0020312). A.M.C., A.V.G., and D.D. were supported in part by the DoE ASCR Quantum Testbed Pathfinder program (awards DE-SC0019040 and DE-SC0024220). A.V.G. was also supported in part by the NSF STAQ program, AFOSR, AFOSR MURI, and DARPA SA-
VaNT ADVENT. Support is also acknowledged from the U.S. Department of Energy, Office of Science, National Quantum Information Science Research Centers, Quantum Systems Accelerator. D.D. acknowledges support by the NSF GRFP under Grant No. DGE-1840340 and an LPS Quantum Graduate Fellowship. E.S. was supported by the U.S. Department of Energy, Office of Science, National Quantum Information Science Research Centers, Quantum Science Center.

**DATA AVAILABILITY**

The source code and data to generate the figures in the paper are available at https://github.com/noahberthusen/qecc_routing.


Figure 10. Example five-step schedule to route and purify the Bell pairs needed to measure the short-range, Z-type generators of a $[[36, 4, 4]]$ BB code constructed with $\ell = 6, m = 3$ and by matrices $A = x + y^3 + y^2, B = y^3 + x^3 + x^4$. The first panel shows the structure of the Z-type checks (yellow squares) and X-type checks (blue squares), as outlined in gray.

**Appendix A: Bivariate bicycle code embeddings**

Here we briefly describe the conditions for embedding bivariate bicycle codes in a 2D grid. See Ref. [18] for a more complete discussion.

**Definition 3 ([18, Definition 1]).** A code $QC(A, B)$ has a toric layout if its Tanner graph has a spanning subgraph isomorphic to the Cayley graph of $\mathbb{Z}_{2\mu} \times \mathbb{Z}_{2\lambda}$ for some integers $\mu, \lambda$.

This is to say that codes with a toric layout have checks that act on the four nearest-neighbor qubits, and potentially on additional nonlocal qubits. The four nearest-neighbor qubits can be measured using a standard surface code syndrome extraction circuit [63], whereas the nonlocal qubits are measured using the proposed protocol. In the following, the order of an element $\text{ord}(M)$ of a multiplicative matrix group is the smallest positive integer such that $M^{\text{ord}(M)} = I$, where $I$ is the identity matrix of the same dimension as $M$.

A BB code $QC(A, B)$ depends on choices of matrices $A$ and $B$, as in Eq. (4.2), whose terms are powers of $x$ or $y$, defined in Eq. (4.1). The matrices $x$ and $y$ depend on choices of positive integers $\ell, m$, and they correspond to the dimensions of the grid in which the code $QC(A, B)$ is embedded should it satisfy Lemma 4. The $\mu$ and $\lambda$ of Definition 3 are $\ell$ and $m$, respectively. In this toric layout, qubits and checks can be labeled by $\mathcal{M}$, which can be considered to be a list of integers $\mathbb{Z}_{\ell m} = \{0, 1, \ldots, \ell m - 1\}$ that represent locations on the 2D grid.
Lemma 4 ([18, Lemma 4]). A code $\text{QC}(A, B)$ has a toric layout on a $2\ell \times 2m$ grid if there exist $i, j, g, h \in \{1, 2, 3\}$ such that

1. $\langle A_i A_j^T, B_g B_h^T \rangle = M$
2. $\text{ord}(A_i A_j^T) \text{ ord}(B_g B_h^T) = \ell m$

Here, $\langle A_i A_j^T, B_g B_h^T \rangle$ indicates the group generated by $A_i A_j^T$ and $B_g B_h^T$. The matrices $A_i A_j^T$ and $B_g B_h^T$ then correspond to horizontal and vertical translations, respectively, on the grid. To have a toric layout, these translations must visit the $\ell m$ X- and Z-type checks, as well as the two sets of $\ell m$ data qubits. Practically, this can be checked by multiplying $(B_g B_h^T)^b (A_i A_j^T)^a$ for $0 \leq b < \text{ord}(B_g B_h^T)$, $0 \leq a < \text{ord}(A_i A_j^T)$ with a basis vector of $\mathbb{F}_2^{\ell m}$ and seeing whether the other $\ell m - 1$ basis vectors can be obtained. Satisfying this is equivalent to satisfying condition 1. For a given choice of $A = A_1 + A_2 + A_3$ and $B = B_1 + B_2 + B_3$, there might not be assignments of $i, j, g, h$ such that Lemma 4 is satisfied. There may also be several satisfying assignments. Each satisfying assignment yields an embedding with a defined generator shape, which in turn determines the fraction of generators that cross the long boundary condition. Thus, the embedding controls the routing schedule and number of masked generators, both of which affect the overall error correction performance of the code.